[QScintilla] "begin" and "end" cannot auto indent

[tenggui_fu]

Hi, all
    There is no Verilog lexer class in Qscintilla2, so I write a new lexer class for verilog named as "qscilexerverilog.cpp" and "qscilexerverilog.h". But the blockStart and blockEnd for verilog are "begin" and "end", when I input "begin" and "end", they cannot auto indent. Is there anyone can solve the problem. Thanks

-------------- next part --------------
An HTML attachment was scrubbed...
URL: http://www.riverbankcomputing.com/pipermail/qscintilla/attachments/20090225/6a288e26/attachment.html